PTO-1449 REPRODUCED	ATTORNEY DOCKET NO.	DIV. OF APPLICATION NO.	
INFORMATION DISCLOSURE CITATION IN AN APPLICATION	2789.2003-001	09/557,564	
	APPLICANT William J. Dally, *et al.*		
October 27, 2003	FILING DATE	CONFIRMATION NO.	GROUP 2609
(Use several sheets if necessary)			

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	REF. NO.	DOCUMENT NUMBER	ISSUE DATE / PUBLICATION DATE	NAME
/EC/	AA	6,114,915	09-2000	Huang et al.
/EC/	AB	5,361,254	11-1994	Storck et al.
	AC			
	AD			
	AE			
	AF			
	AG			
	AH			
	AI			
	AJ			
	AK			
	AA2			
	AB2			
	AC2			
	AD2			
	AE2			
	AF2			
	AG2			
	AH2			
	AI2			
	AJ2			
	AK2			
	AA3			
	AB3			
	AC3			

EXAMINER	/Eunsook Choi/	DATE CONSIDERED	07/06/2007

PTO-1449 REPRODUCED	ATTORNEY DOCKET NO.	DIV. OF APPLICATION NO.	
INFORMATION DISCLOSURE CITATION IN AN APPLICATION	2789.2003-001	09/557,564	
October 27, 2003	APPLICANT: William J. Dally, *et al.*		
(Use several sheets if necessary)	FILING DATE	CONFIRMATION NO.	GROUP 2609

		OTHER DOCUMENTS *(Including Author, Title, Date, Pertinent Pages, Etc.)*
/EC/	AR	Dally, William J. and Poulton, John W., *Digital Systems Engineering*, Cambridge University Press, 1998, pp. 428-447, 537-540 and 547-548.
/EC/	AS	Kim, Weigant and Gray, "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design," ISCAS, 1994, pp. 31-34.
/EC/	AT	Waizman, A., "A Delay Line Loop for Frequency Synthesis of De-Skewed Clock," IEEE International Solid-State Circuits Conference, 1994, pp. 298-299.
/EC/	AU	Dally, William J. and Poulton, John W., "Transmitter Equalization for 4Gb/s Signaling," IEEE Micro, Jan-Feb 1997, pp. 48-56.
/EC/	AV	"Engineering and Operations in the Bell System," Second Edition, R.F. Rey, Technical Editor, AT&T Bell Laboratories, Murray Hill, N.J., 1982-1983, pp. 386-393
	AW	
	AX	
	AY	
	AZ	
	AR2	
	AS2	
	AT2	
	AU2	
	AV2	
	AW2	

EXAMINER	/Eunsook Choi/	DATE CONSIDERED	07/06/2007